analyzer rdy E_3_ E_2_ E_1_ E_0_ reset clk
h Vdd!
l Gnd!
h start
h gt
l TEST
l SCAN_IN
clock clk 0 0 1 1

h reset
c 2
l reset 
c
c 10